

# MEMORY

## CMOS

# 2 M × 32 BITS

# FAST PAGE MODE DRAM MODULE

## MB85342C-60/-70

### CMOS 2,097,152 × 32 BITS Fast Page Mode DRAM Module

#### ■ DESCRIPTION

The Fujitsu MB85342C is a fully decoded, CMOS Dynamic Random Access Memory (DRAM) module consisting of sixteen MB814400C devices. The MB85342C is optimized for those applications requiring high speed, high performance and large memory storage. The operation and electrical characteristics of the MB85342C are the same as the MB814400C which features fast page mode operation. For ease of memory expansion, the MB85342C is offered in a 72-pin Single In-line Memory Module package (SIMM).

#### ■ PRODUCT LINE & FEATURES

Parameter		MB85342C-60	MB85342C-70
RAS Access Time		60 ns max.	70 ns max.
Random Cycle Time		110 ns min.	125 ns min.
Address Access Time		30 ns max.	35 ns max.
CAS Access Time		15 ns max.	20 ns max.
Fast Page Mode Cycle Time		40 ns min.	45 ns min.
Power Dissipation	Operating Mode	2772 mW max.	2464 mW max.
	Standby Mode	176 mW max.	176 mW max.
	Storage Temperature	88 mW max.	88 mW max.

- Organization: 2,097,152 words × 32 bits
- Memory: MB814400C, 16 pcs
- Decoupling Capacitor: 16 pcs
- 5.0 V±10% Supply Voltage
- 1,024 Refresh Cycles/16.4 ms
- Fast page mode operation

- Package and Ordering Information:  
72-pin SIMM, order as  
MB85342C-xxPJPBK  
(PJPBK = Gold Pad)  
MB85342C-xxPJPB  
(PJPB = Solder Pad)

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

# MB85342C-60/-70


## ■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	-0.5 to +7.0	V
Input Voltage	$V_{IN}$	-0.5 to +7.0	V
Output Voltage	$V_{OUT}$	-0.5 to +7.0	V
Short Circuit Output Current	$I_{OUT}$	$\pm 50$	mA
Power Dissipation	$P_D$	16	W
Storage Temperature	$T_{STG}$	-55 to +125	$^{\circ}C$

**WARNING:** Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## ■ PACKAGE

72-pin SIMM



(MSS-72P-P39)

72-pin SIMM




(MSS-72P-P49)

DQ <sub>0</sub>	2	1	V <sub>SS</sub>
DQ <sub>1</sub>	4	3	DQ <sub>16</sub>
DQ <sub>2</sub>	6	5	DQ <sub>17</sub>
DQ <sub>3</sub>	8	7	DQ <sub>18</sub>
V <sub>CC</sub>	10	9	DQ <sub>19</sub>
A <sub>0</sub>	12	11	N.C.
A <sub>2</sub>	14	13	A <sub>1</sub>
A <sub>4</sub>	16	15	A <sub>3</sub>
A <sub>6</sub>	18	17	A <sub>5</sub>
DQ <sub>4</sub>	20	19	N.C.
DQ <sub>5</sub>	22	21	DQ <sub>20</sub>
DQ <sub>6</sub>	24	23	DQ <sub>21</sub>
DQ <sub>7</sub>	26	25	DQ <sub>22</sub>
A <sub>7</sub>	28	27	DQ <sub>23</sub>
V <sub>CC</sub>	30	29	N.C.
A <sub>9</sub>	32	31	A <sub>8</sub>
RAS <sub>2</sub>	34	33	RAS <sub>3</sub>
N.C.	36	35	N.C.
N.C.	38	37	N.C.
CAS <sub>0</sub>	40	39	V <sub>SS</sub>
CAS <sub>3</sub>	42	41	CAS <sub>2</sub>
RAS <sub>0</sub>	44	43	CAS <sub>1</sub>
N.C.	46	45	RAS <sub>1</sub>
N.C.	48	47	WE
DQ <sub>24</sub>	50	49	DQ <sub>8</sub>
DQ <sub>25</sub>	52	51	DQ <sub>9</sub>
DQ <sub>26</sub>	54	53	DQ <sub>10</sub>
DQ <sub>27</sub>	56	55	DQ <sub>11</sub>
DQ <sub>28</sub>	58	57	DQ <sub>12</sub>
DQ <sub>29</sub>	60	59	V <sub>CC</sub>
DQ <sub>30</sub>	62	61	DQ <sub>13</sub>
DQ <sub>31</sub>	64	63	DQ <sub>14</sub>
N.C.	66	65	DQ <sub>15</sub>
PD <sub>2</sub>	68	67	PD <sub>1</sub>
PD <sub>4</sub>	70	69	PD <sub>3</sub>
V <sub>SS</sub>	72	71	N.C.

Pin #	Symbol	-60	-70
67	PD <sub>1</sub>	N.C.	N.C.
68	PD <sub>2</sub>	N.C.	N.C.
69	PD <sub>3</sub>	N.C.	V <sub>SS</sub>
70	PD <sub>4</sub>	N.C.	N.C.

# MB5342C-60/-70

## FUNCTIONAL BLOCK DIAGRAM



# MB85342C-60/-70

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
Ground	$V_{SS}$	—	0	—	V
Input High Voltage, All Inputs	$V_{IH}$	2.4	—	6.5	V
Input Low Voltage, All Inputs*	$V_{IL}$	-0.3	—	0.8	V
Ambient Temperature	$T_A$	0	—	70	°C

\* : Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

## DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

Parameter	Notes	Symbol	Condition	Value			Unit
				Min.	Typ.	Max.	
Output High Voltage	*1	$V_{OH}$	$I_{OH} = -5 \text{ mA}$	2.4	—	—	V
Output Low Voltage	*1	$V_{OL}$	$I_{OL} = 4.2 \text{ mA}$	—	—	0.4	V
Input Leakage Current	$\overline{RAS}$	$I_{(L)}$	$0 \text{ V} \leq V_{IN} \leq 5.5 \text{ V};$ $4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V};$ $V_{SS} = 0 \text{ V}$ , All other pins not under test = 0 V	-30	—	30	$\mu\text{A}$
	$\overline{CAS}$			-30	—	30	
	Address, $\overline{WE}$			-90	—	90	
Output Leakage Current		$I_{(L)}$	$0 \text{ V} \leq V_{OUT} \leq 5.5 \text{ V};$ Data out disabled	-10	—	10	$\mu\text{A}$
Operating Current (Average Power Supply Current)	MB85342C-60	$I_{CC1}$	$\overline{CAS}$ & $\overline{CAS}$ cycling; $t_{RC} = \text{min}$	—	—	576	mA
	MB85342C-70			—	—	520	
Standby Current (Power Supply Current)	TTL Level	$I_{CC2}$	$\overline{RAS} = \overline{CAS} = V_{IH}$	—	—	32	mA
	CMOS Level		$\overline{RAS} = \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$	—	—	16	
Refresh Current #1 (Average Power Supply Current)	MB85342C-60	$I_{CC3}$	$\overline{CAS} = V_{IH}$ , $\overline{RAS} = \text{cycling};$ $t_{RC} = \text{min}$	—	—	576	mA
	MB85342C-70			—	—	520	
Fast Page Mode Current	MB85342C-60	$I_{CC4}$	$\overline{RAS} = V_{IL}$ , $\overline{CAS} = \text{cycling};$ $t_{PC} = \text{min}$	—	—	416	mA
	MB85342C-70			—	—	384	
Refresh Current #2 (Average Power Supply Current)	MB85342C-60	$I_{CC5}$	$\overline{RAS}$ cycling, $\overline{CAS}$ -before- $\overline{RAS};$ $t_{RC} = \text{min}$	—	—	480	mA
	MB85342C-70			—	—	440	
Refresh Current #3 (Average Power Supply Current)	MB85342C-60	$I_{CC9}$	$\overline{RAS} = \overline{CAS} \leq 0.2 \text{ V},$ Self Refresh	—	—	16	mA
	MB85342C-70			—	—	16	

## MB85342C-60/-70

- Notes:** \*1. Referenced to  $V_{SS}$ .  
 \*2.  $I_{CC}$  depends on the output load conditions and cycle rate. The specific values are obtained with the output open.  
 $I_{CC}$  depends on the number of address change as  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$ ,  $V_{IL} > -0.3$  V.  
 $I_{CC1}$ ,  $I_{CC3}$  and  $I_{CC5}$  are specified at one time of address change during  $\overline{RAS} = V_{IL}$  and  $\overline{CAS} = V_{IH}$ .  
 $I_{CC4}$  is specified at one time of address change during one Page cycle.

## ■ CAPACITANCE

( $T_A = 25^\circ\text{C}$ ,  $f = 1$  MHz)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance, $A_0$ to $A_9$	$C_{IN1}$	—	88	pF
Input Capacitance, $\overline{RAS0}$ to $\overline{RAS3}$	$C_{IN2}$	—	34	pF
Input Capacitance, $\overline{CAS0}$ to $\overline{CAS3}$	$C_{IN3}$	—	30	pF
Input Capacitance, $\overline{WE}$	$C_{IN4}$	—	85	pF
Input/Output Capacitance, $DQ_0$ to $DQ_{31}$	$C_{DQ}$	—	15	pF

# MB85342C-60/-70

## ■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

No.	Parameter	Notes	Symbol	MB85342C-60		MB85342C-70		Unit
				Min.	Max.	Min.	Max.	
1	Time Between Refresh		$t_{REF}$	—	16.4	—	16.4	ms
2	Random Read/Write Cycle Time		$t_{RC}$	110	—	125	—	ns
3	Access Time from $\overline{RAS}$	*4,7	$t_{RAC}$	—	60	—	70	ns
4	Access Time from $\overline{CAS}$	*5,7	$t_{CAC}$	—	15	—	20	ns
5	Column Address Access Time	*6,7	$t_{AA}$	—	30	—	35	ns
6	Output Hold Time		$t_{OH}$	0	—	0	—	ns
7	Output Buffer Turn on Delay Time		$t_{ON}$	0	—	0	—	ns
8	Output Buffer Turn off Delay Time	*8	$t_{OFF}$	—	15	—	15	ns
9	Transition Time		$t_T$	2	50	2	50	ns
10	$\overline{RAS}$ Precharge Time		$t_{RP}$	40	—	45	—	ns
11	$\overline{RAS}$ Pulse Width		$t_{RAS}$	60	100000	70	100000	ns
12	$\overline{RAS}$ Hold Time		$t_{RSH}$	15	—	20	—	ns
13	$\overline{CAS}$ to $\overline{RAS}$ Precharge Time		$t_{CRP}$	0	—	0	—	ns
14	$\overline{CAS}$ to $\overline{RAS}$ Delay Time	*9,10	$t_{RCD}$	20	45	20	50	ns
15	$\overline{CAS}$ Pulse Width		$t_{CAS}$	15	10000	20	10000	ns
16	$\overline{CAS}$ Hold Time		$t_{CSH}$	60	—	70	—	ns
17	$\overline{CAS}$ Precharge Time (Normal)	*15	$t_{CPN}$	10	—	10	—	ns
18	Row Address Set Up Time		$t_{ASR}$	0	—	0	—	ns
19	Row Address Hold Time		$t_{RAH}$	10	—	10	—	ns
20	Column Address Set Up Time		$t_{ASC}$	0	—	0	—	ns
21	Column Address Hold Time		$t_{CAH}$	12	—	12	—	ns
22	$\overline{RAS}$ to Column Address Delay Time	*11	$t_{RAD}$	15	30	15	35	ns
23	Column Address to $\overline{RAS}$ Lead Time		$t_{RAL}$	30	—	35	—	ns
24	Column Address to $\overline{CAS}$ Lead Time		$t_{CAL}$	30	—	35	—	ns
25	Read Command Set Up Time		$t_{RCS}$	0	—	0	—	ns
26	Read Command Hold Time Referenced to $\overline{RAS}$	*12	$t_{RRH}$	0	—	0	—	ns
27	Read Command Hold Time Referenced to $\overline{CAS}$	*12	$t_{RCH}$	0	—	0	—	ns
28	Write Command Set Up Time	*13	$t_{WCS}$	0	—	0	—	ns
39	Write Command Hold Time		$t_{WCH}$	10	—	10	—	ns
30	$\overline{WE}$ Pulse Width		$t_{WP}$	10	—	10	—	ns
31	Write Command to $\overline{RAS}$ Lead Time		$t_{RWL}$	15	—	18	—	ns

## MB85342C-60/-70

(Continued)

No.	Parameter	Notes	Symbol	MB85342C-60		MB85342C-70		Unit
				Min.	Max.	Min.	Max.	
32	Write Command to $\overline{\text{CAS}}$ Lead Time		$t_{\text{CWL}}$	15	—	18	—	ns
33	DIN Set Up Time		$t_{\text{DS}}$	0	—	0	—	ns
34	DIN Hold Time		$t_{\text{DH}}$	10	—	10	—	ns
35	$\overline{\text{RAS}}$ Precharge Time to $\overline{\text{CAS}}$ Active Time (Refresh Cycles)		$t_{\text{RPC}}$	5	—	5	—	ns
36	$\overline{\text{CAS}}$ Set Up Time (C-B-R Refresh)		$t_{\text{CSR}}$	0	—	0	—	ns
37	$\overline{\text{CAS}}$ Hold Time (C-B-R Refresh)		$t_{\text{CHR}}$	10	—	10	—	ns
38	$\overline{\text{WE}}$ Set Up Time from $\overline{\text{RAS}}$	*17	$t_{\text{WSR}}$	0	—	0	—	ns
39	$\overline{\text{WE}}$ Hold Time from $\overline{\text{RAS}}$	*17	$t_{\text{WHR}}$	10	—	10	—	ns
40	DIN to $\overline{\text{CAS}}$ Delay Time		$t_{\text{DZC}}$	0	—	0	—	ns
41	Fast Page Mode $\overline{\text{RAS}}$ Pulse Width		$t_{\text{RASP}}$	—	200000	—	200000	ns
42	Fast Page Mode Read/Write Cycle Time		$t_{\text{PC}}$	40	—	45	—	ns
43	Access Time from $\overline{\text{CAS}}$ Precharge	*7,14	$t_{\text{CPA}}$	—	35	—	40	ns
44	Fast Page Mode $\overline{\text{CAS}}$ Precharge Time		$t_{\text{CP}}$	10	—	10	—	ns
45	Fast Page Mode $\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge		$t_{\text{RHCP}}$	35	—	40	—	ns
46	$\overline{\text{RAS}}$ Pulse Width for Self Refresh	*16	$t_{\text{RASS}}$	100	—	100	—	$\mu\text{s}$
47	$\overline{\text{RAS}}$ Precharge Time for Self Refresh	*16	$t_{\text{RPS}}$	110	—	125	—	ns
48	$\overline{\text{CAS}}$ Hold Time for Self Refresh	*16	$t_{\text{CHS}}$	-50	—	-50	—	ns

# MB85342C-60/-70


- Notes:**
- \*1. An initial pause ( $\overline{RAS} = \overline{CAS} = V_{IH}$ ) of 200  $\mu s$  is required after power-up followed by any eight  $\overline{RAS}$ -only cycles or eight  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycles ( $\overline{WE} = V_{IH}$ ) before proper device operation is achieved. If an internal refresh counter is used, a minimum of eight  $\overline{CAS}$ -before- $\overline{RAS}$  initialization cycles are required instead of eight  $\overline{RAS}$  cycles.
  - \*2. AC characteristics assume  $t_r = 2$  ns.
  - \*3.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring the timing of input signals. Transition times are measured between  $V_{IH}$  (min) and  $V_{IL}$  (max).
  - \*4. Assumes that  $t_{RCD} \leq t_{RCD}(\max)$ ,  $t_{RAD} \leq t_{RAD}(\max)$ . If  $t_{RCD}$  and/or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will be increased by the amount that  $t_{RCD}$  exceeds the value shown.
  - \*5. If  $t_{RCD} \geq t_{RCD}(\max)$ ,  $t_{RAD} \geq t_{RAD}(\max)$ , and  $t_{ASC} \geq t_{AA} - t_{CAC} - t_r$ , access time is  $t_{CAC}$ .
  - \*6. If  $t_{RAD} \geq t_{RAD}(\max)$  and  $t_{ASC} \leq t_{AA} - t_{CAC} - t_r$ , access time is  $t_{AA}$ .
  - \*7. Measured with a load equivalent to two TTL loads and 100 pF.
  - \*8.  $t_{OFF}$  is specified that output buffer change to high-impedance state.
  - \*9. Operation within the  $t_{RCD}(\max)$  limit ensures that  $t_{RAC}(\max)$  can be met.  $t_{RCD}(\max)$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\max)$  limit, access time is controlled exclusively by  $t_{CAC}$  or  $t_{AA}$ .
  - \*10.  $t_{RCD}(\min) = t_{RAH}(\min) + 2 t_r + t_{ASC}(\min)$ .
  - \*11. Operation within the  $t_{RAD}(\max)$  limit ensures that  $t_{RAC}(\max)$  can be met.  $t_{RAD}(\max)$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\max)$  limit, access time is controlled exclusively by  $t_{CAC}$  or  $t_{AA}$ .
  - \*12. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a read cycle.
  - \*13.  $t_{WCS}$  is specified as a reference point only. If  $t_{WCS} \geq t_{WCS}(\min)$  the data output pin will remain High-Z state through entire cycle.
  - \*14.  $t_{CPA}$  is access time from the selection of a new column address (caused by changing  $\overline{CAS}$  from "L" to "H"). Therefore, if  $t_{CP}$  become long,  $t_{CPA}$  also become longer than  $t_{CPA}(\max)$ .
  - \*15. Assumes  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle.
  - \*16. Assumes  $\overline{CAS}$ -before- $\overline{RAS}$  Self Refresh cycle.
  - \*17. Assumes test mode function.
- \*Source: See MB814400C Data Sheet for details on the electricals.



# MB85342C-60/-70

## ■ PACKAGE DIMENSIONS

72 pin, Plastic SIMM  
(MSS-72P-P39)



\* Resistor thickness is 1.00 mm (.04 in.) maximum from board surface.


© 1995 FUJITSU LIMITED M72040SC-1-2

Dimensions in mm (inches).

(Continued)

# MB85342C-60/-70

(Continued)



# FUJITSU LIMITED

*For further information please contact:*

## **Japan**

FUJITSU LIMITED  
Corporate Global Business Support Division  
Electronic Devices  
KAWASAKI PLANT, 4-1-1, Kamikodanaka  
Nakahara-ku, Kawasaki-shi  
Kanagawa 211-88, Japan  
Tel: (044) 754-3763  
Fax: (044) 754-3329

## **North and South America**

FUJITSU MICROELECTRONICS, INC.  
Semiconductor Division  
3545 North First Street  
San Jose, CA 95134-1804, U.S.A.  
Tel: (408) 922-9000  
Fax: (408) 432-9044/9045

## **Europe**

FUJITSU MIKROELEKTRONIK GmbH  
Am Siebenstein 6-10  
63303 Dreieich-Buchsschlag  
Germany  
Tel: (06103) 690-0  
Fax: (06103) 690-122

## **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED  
#05-08, 151 Lorong Chuan  
New Tech Park  
Singapore 556741  
Tel: (65) 281-0770  
Fax: (65) 281-0220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

### **CAUTION:**

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.